Description
Summary of Experience and Skills I/O's chip floor planning in Burlington, Vermont and Essonne, France responsible for design and development of HDD arm electronics and controllers, communication products (Token Ring on a chip), VGA and XGA graphics control chips, RAMDACs, tape drive controllers, and fiber optic transceivers. * Developed and delivered IBM's first 'correct by construction' mixed Analog and Digital standard cell design environment. clock tree analysis and implementation.

Accomplishments
Highlights:

Job Skills

Keywords
