Description
and Compared testability to ATPG. Gate sizing to optimize area and overall maximum delay using C++ November 2015 * Implemented Lagrange relaxation for circuit to optimize overall area subjected to delay less than maximum delay. * Developed C++ source code using classes to implement both algorithm and successfully achieve excellent result.* Designed 8 --bit Microprocessor ASIC with AMI 0.6um
Accomplishments
Highlights:
Keywords
