Description
Have 2.6 Professional Experience in Technical and Admistration. Ability to work with modeling tools like MATLAB/Simulink and State flow. Good working knowledge in schematic design simulation and construction layout of various circuits in Cadence. Good working knowledge in Verilog HDL. Successfully developed RTL codes and test benches for various modules in Xilinx.